Algorithm engineer Work, Jobs in Hitchin, Hrt (with Salaries)

Senior Design Verification Engineer
lowRISC CIC —Cambridge
- Full-time
- Bachelor's degree
- No degree
- Leadership
- Annual leave
- Life insurance
Quick apply
Quantum Error Correction Researcher (qLDPC)
Riverlane —Cambridge
- £60,000 - £85,000 a year
- Part-time
- Doctoral degree
- Computer Science
- C++
- Annual leave
- Life insurance
Quick apply
Electronics Engineer - Consultant
Awerian —Cambridge
- Full-time
- C++
- Computer networking
- Software development
- Relocation assistance
- Life insurance
Quick apply
Senior Verification Engineer
Envisics —Milton Keynes
- Full-time
- Hybrid work
- Engineering
- Analysis skills
- C++
- Annual leave
- Gym membership
Quick apply
FPGA Engineer - Consultant
Awerian —Cambridge
- Full-time
- C++
- Linux
- Relocation assistance
- Life insurance
Quick apply
Research Scientist (Visual Generative AI & World Models)
Graphcore —Cambridge
- Doctoral degree
- Master's degree
- C++
- Annual leave
- Employee assistance programme
Drainage Operative
FM Conway —Hemel Hempstead
- Full-time
- Annual leave
Quick apply
1d
Senior Radar Analyst
HENSOLDT AG —Enfield
- Laboratory experience
- English
- Master's degree
Senior DSP/FPGA Engineer I
CesiumAstro —Milton Keynes
- Full-time
- Engineering
- Laboratory experience
- Microsoft Office
- Free parking
- Employee assistance programme

More jobs to discover

Find similar jobs that you might be interested in.

Quantum Error Correction Researcher (qLDPC)
Riverlane —Cambridge
Write code to test scientific ideas and contribute to software-focused products. Share expertise and collaborate with other teams at Riverlane to guide…
£60,000 - £85,000 a year
Quick apply

I want to receive the latest job alerts for algorithm engineer in hitchin, hrt

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Senior Design Verification Engineer

lowRISC CIC
Cambridge

Quick apply

Job details

Full-time

Benefits

Annual leave
Company pension
Private medical insurance
Sabbatical
Life insurance

Qualifications

Git
C
Bachelor's degree
GitHub
SystemVerilog
Leadership
Python
Debugging

Full job description

Senior DV Engineer

Imagine the innovations we could achieve together if production-ready commercial-grade IP components and engineering systems were available to everyone, for free. At lowRISC we believe that open source development can transform the semiconductor industry.

Our Ibex CPU and OpenTitan Root of Trust projects have been taken to production silicon, partnering with world-leading organisations including Google, combining open-source approaches with best practice chip design methodologies.

lowRISC is a non-profit Community Interest Company: with a business model that includes member fees and engineering services we have shown that it is possible to run world- leading projects collaboratively for everyone’s benefit. Originally a spinout from Cambridge University’s Computer Lab, our UK team is based in Cambridge and our Switzerland team is based in Zurich.

The Role

In this role you will have the opportunity to apply industrial-strength design verification to high quality open source code bases. We are raising the bar for verification of open source projects to meet the highest commercial standards. Your focus will be on the verification of the range of open source designs including OpenTitan. Verification will be at both system and block level; blocks include RISC-V cores, a separate special purpose CPU for cryptographic operations (OTBN), hardware accelerators for multiple cryptographic algorithms and a variety of peripherals (e.g. USB, I2C and SPI).

You will:

Design, implement and debug block-level and system-level tests and testbenches using SystemVerilog and UVM.
Stay up to date with the latest best practices and bring innovations to lowRISC.
Develop test and coverage plans for new or updated silicon designs.
Actively review contributions to our open source projects.
Triage and debug nightly regressions.
Contribute to the ongoing design and development of our test and continuous integration infrastructure.
Collaborate with partners to turn their specifications into verification collateral that will lead to successful tapeouts.

Candidate Requirements

Essential:

5 years+ prior industry experience of design verification including significant SystemVerilog and UVM usage.
Experience across the full verification cycle from initial planning to final tape out.
Confident in providing work estimates and coordinating work with a project manager.
Comfortable working with engineers across multiple organisations in multidisciplinary teams.
Familiarity with Git and code review using services such as GitHub.
Programming using C and/or Python in tests and automation.
Undergraduate degree in a technical discipline or equivalent experience.

Desirable:

Broad experience range with background across multiple types of hardware blocks.
Understanding of security countermeasures against attacks such as fault injection or side-channel analysis.
Experience working with the RISC-V ISA or other instruction sets.
Formal verification with tools such as Jasper.
Experience with silicon bring-up, silicon debugging, and post-silicon validation.
Experience with leading a team or being a leading technical contributor.

Salary and Benefits:

Salary dependent upon experience

lowRISC offers a generous benefits package including:

25 days annual leave plus 8 bank holidays.
12.5% employer’s pension contribution (subject to employee salary sacrifice of 6%).
4 weeks paid sabbatical after 4 years service.
Private Medical Insurance, Group Income Protection Insurance, Critical Illness Insurance, Life Insurance.
The opportunity to attend appropriate Industry conferences and/or training.

We are open to discussions about hybrid working after an initial probationary period.

We are an equal opportunities employer and encourage applications from eligible and suitably qualified candidates regardless of age, disability, ethnicity, gender, gender reassignment, religion or belief, sexual orientation, marital or civil partnership status, or pregnancy and maternity/paternity.

If you need any adjustments made to the application or selection process, please let us know by emailing: [email protected]

aPgyotzAha

Quick apply

Refine Your Search

algorithm engineer jobs in hitchin, hrt

Senior Design Verification Engineer

Quantum Error Correction Researcher (qLDPC)

Electronics Engineer - Consultant

Senior Verification Engineer

FPGA Engineer - Consultant

Research Scientist (Visual Generative AI & World Models)

Drainage Operative

Senior Radar Analyst

Senior DSP/FPGA Engineer I

More jobs to discover

I want to receive the latest job alerts for algorithm engineer in hitchin, hrt

Related Searches

Explore jobs in more locations

Senior DV Engineer

Jobseeker tools

Employer Tools

Browse

Stay Connected