Senior design verification engineer Work, Jobs in Great Dunmow, Ess (with Salaries)

Senior Design Verification Engineer
lowRISC CIC —Cambridge
- Full-time
- Bachelor's degree
- No degree
- Leadership
- Annual leave
- Life insurance
Quick apply
Senior Verification Engineer
Arm —Cambridge
- £73,500 - £99,500 a year
- Hybrid work
- Computer Science
- Master's degree
- Bachelor's degree
11d
Senior Product Quality Engineer
Hologic —Cambridge
- £45,000 - £57,000 a year
- Analysis skills
- Presentation skills
- Bachelor's degree
Senior Design Engineer
Arm —Cambridge
- £73,500 - £99,500 a year
- Hybrid work
- Scripting
- Python
7d
Senior SoC / RTL Design Engineer
Arm —Cambridge
- £73,500 - £99,500 a year
- Hybrid work
- C++
- Scripting
- Communication skills
11d
Senior/Staff GPU Hardware Verification Engineer
Arm —Cambridge
- £97,300 - £131,700 a year
- Hybrid work
- Travel
- APIs
- Python
Analog IC Design Engineer
Semtech —Stansted
- Full-time
- Engineering
- English
- Master's degree
4d
Senior Software Engineer
Arm —Cambridge
- £73,500 - £99,500 a year
- Hybrid work
- English
- Windows
- C++
Senior Layout Engineer
Semtech —Stansted
- Full-time
- Bachelor's degree
- Scripting
- Leadership
Principal Analog IC Design Engineer
Semtech —Stansted
- Full-time
- Laboratory experience
- English
- Master's degree
Senior GPU Top Micro-Architect
Apple —Cambridge
- Scripting
- Python
Senior Digital Design Engineer
Palma Ceia SemiDesign —Cambridge
- Engineering
- Master's degree
- Bachelor's degree
Senior Product Development Engineer
SPT Labtech —Cambridge
- Full-time
- Hybrid work
- CAD
- Engineering
- Master's degree
Quick apply
SENIOR SOFTWARE ENGINEER
HUBER+SUHNER —Cambridge
- Software development
- APIs
- Agile
Senior Test Engineer
Flusso Ltd —Cambridge
- Full-time
- Engineering
- Bachelor's degree
- Communication skills
- Life insurance
Quick apply
17h
Senior Principal Systems Engineer
Rolls-Royce —Heybridge
- Full-time
- Engineering
- Programmable logic controllers
- No degree
Senior Power Electronics Engineer
Expleo —Stevenage
- Military
- Travel
Senior VHDL FPGA Engineer
Leonardo UK Ltd —Basildon
- £45,000 - £61,000 a year
- Full-time
- Hybrid work
- Mentoring
- Employee assistance programme
- Flexible schedule
Senior Project Manager
Marshall of Cambridge (Holdings) Limited —Cambridge
- Full-time
- Hybrid work
- PMP
- Engineering
- Contracts
Analog IC Design Manager
Semtech —Stansted
- Full-time
- PMP
- Engineering
- Master's degree
4d

I want to receive the latest job alerts for senior design verification engineer in great dunmow, ess

By signing in to your account, you agree to SimplyHired's Terms of Service and consent to our Cookie and Privacy Policy.

Explore jobs in more locations

senior design verification engineer jobs near great dunmow, ess

Senior Design Verification Engineer

lowRISC CIC
Cambridge

Quick apply

Job details

Full-time

Benefits

Annual leave
Company pension
Private medical insurance
Sabbatical
Life insurance

Qualifications

Git
C
Bachelor's degree
GitHub
SystemVerilog
Leadership
Python
Debugging

Full job description

Senior DV Engineer

Imagine the innovations we could achieve together if production-ready commercial-grade IP components and engineering systems were available to everyone, for free. At lowRISC we believe that open source development can transform the semiconductor industry.

Our Ibex CPU and OpenTitan Root of Trust projects have been taken to production silicon, partnering with world-leading organisations including Google, combining open-source approaches with best practice chip design methodologies.

lowRISC is a non-profit Community Interest Company: with a business model that includes member fees and engineering services we have shown that it is possible to run world- leading projects collaboratively for everyone’s benefit. Originally a spinout from Cambridge University’s Computer Lab, our UK team is based in Cambridge and our Switzerland team is based in Zurich.

The Role

In this role you will have the opportunity to apply industrial-strength design verification to high quality open source code bases. We are raising the bar for verification of open source projects to meet the highest commercial standards. Your focus will be on the verification of the range of open source designs including OpenTitan. Verification will be at both system and block level; blocks include RISC-V cores, a separate special purpose CPU for cryptographic operations (OTBN), hardware accelerators for multiple cryptographic algorithms and a variety of peripherals (e.g. USB, I2C and SPI).

You will:

Design, implement and debug block-level and system-level tests and testbenches using SystemVerilog and UVM.
Stay up to date with the latest best practices and bring innovations to lowRISC.
Develop test and coverage plans for new or updated silicon designs.
Actively review contributions to our open source projects.
Triage and debug nightly regressions.
Contribute to the ongoing design and development of our test and continuous integration infrastructure.
Collaborate with partners to turn their specifications into verification collateral that will lead to successful tapeouts.

Candidate Requirements

Essential:

5 years+ prior industry experience of design verification including significant SystemVerilog and UVM usage.
Experience across the full verification cycle from initial planning to final tape out.
Confident in providing work estimates and coordinating work with a project manager.
Comfortable working with engineers across multiple organisations in multidisciplinary teams.
Familiarity with Git and code review using services such as GitHub.
Programming using C and/or Python in tests and automation.
Undergraduate degree in a technical discipline or equivalent experience.

Desirable:

Broad experience range with background across multiple types of hardware blocks.
Understanding of security countermeasures against attacks such as fault injection or side-channel analysis.
Experience working with the RISC-V ISA or other instruction sets.
Formal verification with tools such as Jasper.
Experience with silicon bring-up, silicon debugging, and post-silicon validation.
Experience with leading a team or being a leading technical contributor.

Salary and Benefits:

Salary dependent upon experience

lowRISC offers a generous benefits package including:

25 days annual leave plus 8 bank holidays.
12.5% employer’s pension contribution (subject to employee salary sacrifice of 6%).
4 weeks paid sabbatical after 4 years service.
Private Medical Insurance, Group Income Protection Insurance, Critical Illness Insurance, Life Insurance.
The opportunity to attend appropriate Industry conferences and/or training.

We are open to discussions about hybrid working after an initial probationary period.

We are an equal opportunities employer and encourage applications from eligible and suitably qualified candidates regardless of age, disability, ethnicity, gender, gender reassignment, religion or belief, sexual orientation, marital or civil partnership status, or pregnancy and maternity/paternity.

If you need any adjustments made to the application or selection process, please let us know by emailing: [email protected]

aPgyotzAha

Quick apply

Refine Your Search

senior design verification engineer jobs in great dunmow, ess

Senior Design Verification Engineer

Senior Verification Engineer

Senior Product Quality Engineer

Senior Design Engineer

Senior SoC / RTL Design Engineer

Senior/Staff GPU Hardware Verification Engineer

Analog IC Design Engineer

Senior Software Engineer

Senior Layout Engineer

Principal Analog IC Design Engineer

Senior GPU Top Micro-Architect

Senior Digital Design Engineer

Senior Product Development Engineer

SENIOR SOFTWARE ENGINEER

Senior Test Engineer

Senior Principal Systems Engineer

Senior Power Electronics Engineer

Senior VHDL FPGA Engineer

Senior Project Manager

Analog IC Design Manager

I want to receive the latest job alerts for senior design verification engineer in great dunmow, ess

Related Searches

Explore jobs in more locations

Senior DV Engineer

Jobseeker tools

Employer Tools

Browse

Stay Connected